An aggressive scaling of the technology and the increasing the number of the transistor counts are the major challenge of the design of the Integrated Circuit (IC). As well as interconnection lines and resistive opens have become a problem in modern nanometre technologies. The resistive open faults denote degradation in the connectivity within a circuit's interconnects because of unavoidable manufacturing failures in both current and developing technologies. The resistive open fault is an imperfect circuit connection that can be modelled as a defect resistor between two circuit nodes. The Resistive open faults will not cause function fault immediately. But, it will cause the delay fault and cannot employ the design of voltage to survey. In this research, find the impact of resistive open fault in the 7-Transistor (7T) SRAM cell design and inverter chain. The proposed 7T SRAM cell design and inverter chain is implemented in 45nm technology with cadence library. The main objective of this proposed research work is to efficiently detect impact of resistive open faults and reduces delay and static and dynamic power of 7T SRAM cell design and inverter chain.
I.INTRODUCTION
Integrated Circuit (IC) mean several number of transistors are interconnected with each other. Resistive open faults (ROFs) represents the degradation [1] [13] [14] in conductivity within a circuit's interconnects, due to inevitable manufacturing failures in both current and emerging technologies. Such type of faults mainly cause performance failures and reliability risks, whose magnitude is not only voltage-sensitive but also influenced by the electrical characteristics of the driving and driven CMOS networks.
In this work designed one inverter chain and 7T SRAM without resister and with resister by using cadence tool. First measured area, power, current and delay of inverter chain without resistor and with resistor and compared these two performances. Next measured area, power, current and delay of 7T SRAM without resistor and with resistor and compared these two performances. This brief is organized as follows: the inverter operation and 7T SRAM read & write operations presented in Section II and Section III. The existing method for designing of 7T SRAM discussed in Section IV. The circuit design process is also discussed. The impact of ROF on inverter chain and 7T SRAM circuits explained and discussed in Section V. Concluding remarks given in section VI.
II.INVERTER OPERATION

A. Without Resistor:
The inverter chain [2] without resistor is given fig.1 . The inverter performs the transition operation such as logic 0 into logic 1 and logic 1 into logic 0. Designed a library for inverter chain with four 45nm CMOS inverters in Cadence tool. In CMOS inverter taken L: W of PMOS and NMOS transistors as 45:120 nm. The input given at first CMOS inverter and measured area, power, current, and delay.
Fig. 1. Inverter chain without resistor B. With Resistor:
The inverter chain with resistor is given fig.2 . If resistive open fault induced in between cascading connection, how it effect circuit operation [3] , [4] is described here. Due to this ROF causes delay fault. That means ROF changes the switching characteristics of inverter chain. Designed a library for inverter chain with resistor having four 45nm CMOS inverters in Cadence tool. In CMOS inverter taken L: W of PMOS and NMOS transistors as 45:120 nm. The input given at first CMOS inverter and measured area, power, current, and delay. And compared [5] these values with inverter chain without resistor.
Fig. 2. Inverter chain with resistor
III.7T SRAM OPERATION
A. Without Resistor:
The 7T SRAM circuit also consists of two CMOS cross coupled to each other. In this circuit we additionally connect NMOS transistor to write line. And it also have two pass NMOS transistor connected to the bit and bit bar line. The access transistor N3 and N4 which are correspondingly connected to the write and read line to perform the write and read operation.
Before write operation the 7T SRAM [6] cell depends upon feedback connection. These feedback connection and disconnection can be performed by N5 transistor.
Write Operation:
The write operation can be start by turning off the N5 transistor to this cut off feedback [7] connection. When N3 is on and N4 is off the bit line bar carries complement of input data. The N5 is turned on and WL is turned off for reconnect the feedback connection to store new data. The bit line bar is discharged to "0" for storing "1" in the cell. And there is no need to discharge bit line for storing "0" in the cell.
Read Operation:
When performing the read operation both read and word lines are turned to on and also the transistor N5 is kept on. The library of 7T SRAM without resistor designed in cadence tool. For this design required total 7 transistors and each transistor L: W is 45: 120 nm. By setting inputs performed read and write operations and measured area, power, current and delay. The 7T SRAM circuit is shown in fig.3 .
Fig. 3. 7T SRAM without resistor B. With Resistor:
The library of 7T SRAM with resistor designed in cadence tool. For this design required total 7 transistors and each transistor L: W is 45: 120 nm. In this design added unwanted resistor in the circuit and assumed it as a Resistive Open Fault [ROF]. Due to this ROF causes delay fault and it effects the read and write operations of 7T SRAM. By setting inputs performed read and write operations and measured area, power, current and delay. And these all values compared with the 7T SRAM without resistor. The 7T SRAM circuit is shown in fig.4 . The simulation results of inverter chain without resistor, inverter chain with resistor, 7T SRAM without resistor and 7T SRAM with resistor is given here. The comparison table of area, power, current, delay of these all circuits given in tables. These results describes that ROFs effects the circuit operation and it changes these all parameters.
A. Power Analysis:
The calculated power given in table.1. Table 1 shows the power values of inverter chain and 7T SRAM, it changes if ROFs induces in the circuit. 
Circuits Delay (nS)
Inverter chain-ROF 0.102 The inverter chain circuit diagram without and with resistor shown in fig.6 . , fig.7 . The output waveforms of inverter chain without and with resistor is shown in below fig.8 . , fig.9 . The 7T SRAM circuit diagram with and without resistor is shown in fig.10 . , fig.11 . Designed by Cadence tool. The output waveform of 7T SRAM read operation with and without resistor shown in fig.12. , fig.13 . The output waveform of 7T SRAM write operation with and without resistor shown in fig.14. , fig.15 .
Fig.6. Inverter Chain without Resistor
The power and delay of 7T SRAM is given in one paper [16] as a 4.87 nW and 3.7 ns. Here by comparing of these values with proposed system, the proposed system decreases the power value to 27.974 and delay value to 0.04 ns. The dattaprasad madur [17] given 3D integrated 40nm CMOS Inverter circuit. This 3D integration process is cost effective and scaling process causes leakage power. Manjeet Kumar [18] 
VI.CONCLUSION
The ROF degrades the conductivity in the circuit and causes delay fault. This work shows the effect of ROF on the inverter chain and 7T SRAM. This proposed work gives comparison of 45nm inverter chain, 7T SRAM operations without resistor and with resistor. The ROF reduces the conductivity so the drives low current and increases delay in inverter chain and 7T SRAM.
